Introduction
The development of new aggressively target IC processes brings new challenges to the design and fabrication of high yielding ICs. As much as 50% of yield loss in digital ICs can be attributed to the metallisation stages of fabrication. This can be a particular problem when new process technologies such as multilevel interconnect are being introduced. This paper addresses the problem of design for manufacture of IC layout by presenting a tool that enables the measurement of critical area [1] and hence layout defect sensitivity.
The EYE (Edinburgh Yield Estimator) tool has two main uses, yield prediction and the comparison of defect sensitivities of place and routing algorithms. Its use as a tool to measure and optimise the defect sensitivity and hence the manufacturablity of the IC layout produced by automated routing algorithms will be explored in this paper.
Critical Area
The critical area is the region in which the center of a circular defect of a given size must fall in order to produce a fault. Figure 1(a) shows the extra material critical area generated for a simple layout for a given defect size. The area of the polygons that define such a region is a measure of the probability of a fault occurring in the circuit. More accurate fault probabilities can be obtained by combining the results obtained from a range of defect sizes with the IC process defect size and distribution data. Pinhole faults are caused by defects in the dielectric separating two conducting layers. These defects are very small and are usually modelled as having zero radius. The regions of a layout susceptible to these defects are those where two conductors that belong to separate electrical nodes overlap. Figure 1 (b) shows the pinhole critical area for a small layout.
The EYE Tool
The EYE is software tool for yield prediction and the comparison of defect sensitivities of circuit layout. The software is based on previously reported O(N log N) algorithms for Boolean [2] and critical area [3] operations on polygons. These algorithms operate on line edges and are therefore not restricted to Manhattan layout. The tool uses a simple script language control file to read in and perform measurements on CIF format IC layout. This control strategy enables the tool to be used for any VLSI process.
/* Example EYE Control File to Find; Number of Transistors, pinhole critical area metal-metal2, extra material critical area of metal (1um defect) and generate cif of the metal critical area.
*/ load ( "AA",activearea, "PY",poly, "CC",contact, "M1",metal, "VI",via, "M2",metal2 ) active = activearea andnot poly print "number of transistors " number(poly and activearea) connect(metal,poly,contact) /* Generate Nodes */ connect(metal,active,contact) connect(metal,metal2,via) pinarea2= pinhole critical area(metal,metal2) print "pinhole metal-metal2" area(pinarea2) boundry= region() /* layout area */ crit = boundry and extra material critical area(metal,1) print "critical area 1 " area(crit) plot cif("CRIT", crit, "critarea.cif") quit
Figure 2: EYE Control File
An example EYE control file is shown in figure 2 . This file loads and assigns names to six IC mask layers from the CIF format mask description. The active region is generated using a Boolean andnot operation of the activearea and poly layers. Each polygon is then assigned a node using the connect statements that determine the electrical connectivity of the layers. Finally the desired pinhole and extra material, critical area measurements are made. Any generated layer including critical areas can be output as a CIF file.
Critical Area Reduction of IC Routing
In many ICs the routing between circuit blocks takes a significant proportion of the overall circuit area. The exact proportion varies from chip to chip, but is has been quoted as being up to as much as 80% of chip area [4, 5] . Algorithms have been developed to efficiently route signals conserving circuit area [6, 7] . More recently work has been done to reduce the critical area of routing networks [8, 9, 10] . These approaches use quick approximations to critical area based on the overlap neighbouring tracks. This type of estimate is useful in guiding an optimisation procedure but is not sufficiently accurate to provide a cost benefit analysis of different optimisation strategies.
The EYE tool is being used in the development of yield enhancing routers. The tool is used to analysis the effect on defect sensitivity of layout modifications such as track sorting and displacement, net sliding and bumping [9] , that are applied to a routing network. Accurate estimates of defect sensitivity can be obtained by calculating the critical area of the generated routing networks for a range of defect sizes (figure 3) combined with defect size distribution data. This allows comparisons of different layout strategies and modifications. An example of the use of the EYE tool is given in figure 4 which shows the fault probabilities, assuming a defect size distribution of the form 1 Defect Size 3 [11] , for a routing network that has been modified to reduce the critical area of the horizontal metal layer. 
Conclusions
A tool to measure IC defect sensitivityhas been presented. This tool can be used in the development of algorithms and heuristics to generate IC layout that is more tolerant of particulate defects and as such will improve the manufacturablity of ICs. 
